

# BEST AVAILABLE COPY

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

**EP 0 747 967 B1**

(12)

## EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention  
of the grant of the patent:  
27.02.2002 Bulletin 2002/09

(51) Int Cl.7: **H01L 29/78, H01L 21/336**

(21) Application number: **96303213.1**

(22) Date of filing: **08.05.1996**

(54) **Vertical trench gate MOS device and a method of fabricating the same**

Vertikales MOS-Bauelement mit Graben-Gateelektrode und Verfahren zu dessen Herstellung

Dispositif MOS vertical à porte en tranchée et sa méthode de fabrication

(84) Designated Contracting States:  
**DE FR GB IT**

(30) Priority: **07.06.1995 US 474711**

(43) Date of publication of application:  
**11.12.1996 Bulletin 1996/50**

(60) Divisional application:  
**00200537.9 / 1 028 473**

(73) Proprietor: **STMicroelectronics, Inc.**  
**Carrollton Texas 75006-5039 (US)**

(72) Inventor: **Blanchard, Richard A.**  
**Los Altos, California 94024 (US)**

(74) Representative: **Palmer, Roger et al**  
**PAGE, WHITE & FARRER 54 Doughty Street**  
**London WC1N 2LS (GB)**

(56) References cited:

**GB-A- 2 014 787**

**US-A- 4 967 245**

**US-A- 4 992 390**

- **MATSUMOTO S ET AL: "A  
HIGH-PERFORMANCE SELF-ALIGNED  
UMOSFET WITH A VERTICAL TRENCH  
CONTACT STRUCTURE" IEEE TRANSACTIONS  
ON ELECTRON DEVICES, vol. 41, no. 5, 1 May  
1994, pages 814-818, XP000483880**
- **PATENT ABSTRACTS OF JAPAN vol. 015, no.  
125 (E-1050), 27 March 1991 -& JP 03 011765 A  
(NIPPON TELEGR & TELEPH CORP), 21 January  
1991,**
- **CHANG H R ET AL: "SELF-ALIGNED UMOSFETS  
WITH A SPECIFIC ON-RESISTANCE OF 1 M  
OMEGA \*CM/SUP 2/" IEEE TRANSACTIONS ON  
ELECTRON DEVICES, vol. ED-34, no. 11,  
November 1987, pages 2329-2334, XP000615655**

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

## Description

[0001] The present invention relates to power transistors, and particularly to high-current discrete insulated-gate field-effect transistors which operate at only modest voltages.

[0002] Insulated-gate field-effect transistors are increasingly common in power devices. One outstanding advantage of such transistors is that they are voltage-controlled devices, which permits control circuits and algorithms to be simpler.

[0003] Different applications require different combinations of transistor parameters. Various applications may require:

high stand-off voltage;  
low on-resistance;  
fast switching (at turn-on, turn-off, or both);  
tolerance of heavily inductive loads;  
pull-up, pull-down, or bidirectional operation;  
good thermal stability; and/or  
graceful recover from breakdown.

[0004] Various device configurations have accordingly been used to satisfy the needs of various applications. One class of devices is trench transistors, which have been proposed for high-current density devices which operate at relatively low voltages (e.g. 30 to 100V max). A number of patents and publications have described trench transistors and methods for fabricating them; see e.g. US Patents 4,393,391, 4,344,081, 4,345,265, 4,402,003, 4,791,462, 4,893,160, 4,896,196, 4,914,058, 4,929,991, 4,952,992, 4,956,700, 4,983,535, and 5,034,785, all of which are hereby incorporated by reference. (Power FETs are more generally discussed in the following texts, B.E. Taylor, POWER MOSFET DESIGN (1993); B.J. Baliga, MODERN POWER DEVICES (1987); Grant and Gower, POWER MOSFETS: THEORY AND APPLICATIONS (1989); and E. Oxner, POWER FETS AND THEIR APPLICATIONS (1982).)

[0005] Matsumoto S et al: "A High-Performance Self-Aligned UMOSFET with a Vertical Trench Contact Structure" IEEE Transactions on Electron Devices Vol 41 No 5 1994 describes a UMOSFET having a trench contact (TC-UMOS).

[0006] JP 03011765 describes a manufacturing procedure for a semiconductor device which includes forming a U-shaped groove via an etching step.

[0007] US 4967245 discloses a trench power MOSFET device wherein the method of manufacture produces a high density MOSFET cell with good breakdown characteristics. The method includes the step of providing a substantially rectangular or trapezoidal groove in the device.

[0008] US 4992390 describes an improved trench gate field effect device provided by forming a thick oxide at the bottom of the trench.

[0009] A problem with trench MOS-gated devices is that, when fabricating the devices many making steps can be required. Also a problem is that of overvoltage failure which can lead the device destruction when potentially destructive high voltage levels are reached.

[0010] It is an aim of the present invention to at least partly mitigate the above-referenced problems.

[0011] According to a first aspect of the present invention there is provided a method for fabricating an array of insulated-gate field-effect transistors, comprising the steps of:

- (a) providing monocrystalline semiconductor material, including a substrate portion having a first conductivity type and an overlying portion having a second conductivity type;
- (b) forming islands of oxidation-resistant material on said semiconductor material;
- (c) etching said semiconductor material, where exposed by said islands, to remove said overlying portion thereof; said method characterised by the steps of, during said etching step also partially undercutting said islands to create mesas in said semiconductor material;
- (d) implanting said semiconductor material where exposed by said islands, to create body regions of said second conductivity type in said substrate portion;
- (e) removing said islands of oxidation-resistant material, and etching trenches into said semiconductor material in locations of said mesas;
- (f) forming insulated gates which are capacitively coupled to sidewall portions of said trenches;
- (g) forming source regions of a first conductivity type in remaining portions of said overlying portion adjacent to at least some ones of said trenches; and
- (h) making contact to said source regions and body regions.

[0012] According to a second aspect of the present invention there is also a power transistor device comprising:

trenches extending into monocrystalline semiconductor material from a first surface thereof;  
a first-conductivity-type source region in said semiconductor material at some locations of said first surface thereof adjacent to said trenches, and a second-conductivity-type channel region in said semiconductor material below said source region;  
an insulated conductive gate inlaid into said trenches, and capacitively coupled to sidewall portions of said trenches to control conduction through said channel region; wherein  
said first surface of said semiconductor material is depressed at locations away from said trenches and an additional second-conductivity-type region extends into said semiconductor material below the

level of said channel region at said depressed locations.

[0013] The present application provides a new process and structure for fabricating power trench transistors. According to a first class of innovative process embodiments, a trench transistor is made by a very economical process with two silicon etches. In a second (and more preferred) process example, only one silicon etch is required, and one local oxidation step is omitted.

[0014] The embodiments begin with a P-on-N-on-N+ epitaxial or implanted structure. After formation of a patterned thick oxide, a nitride layer (with an oxide pad under it) is patterned to define deep-body locations. A first silicon etch provides some undercut under the nitride, and the nitride then also provides an implant mask for a P+ body implant. Oxidation and removal of the nitride then permit two subsequent steps to be performed in a self-aligned fashion: first, the trench etch can now be masked by the pattern of the grown oxide. After a gate oxide is grown in the trench, and poly is deposited and patterned, the source implant too can be performed as a self-aligned step. This provides an extremely economical process, which can use as few as six masking steps total.

[0015] In one alternative modification to this first class of embodiments, an additional mask is used for the trench etch. This adds cost, but reduces the variability of channel length.

[0016] In another alternative modification to this first class of embodiments, the step of patterning the thick oxide can be omitted.

[0017] In a second class of examples not according to the present invention a single resist patterning step is used to pattern a LOCOS stack and to perform the trench etch. The source and channel regions are formed before the trench etch, and are unpatterned (so this is not a DMOS process). After the trench etch a gate oxide is formed on the trench sidewalls, and polysilicon is then conformally deposited and etched. The duration of the polysilicon etch is not long enough to clear it from the trenches, so (in addition to the patterned polysilicon lines at the surface) a buried insulated mesh of polysilicon runs wherever the trenches run. An oxidation step forms thick oxide over the poly, and the LOCOS stack is then stripped to expose the N+ source region. A patterned silicon etch and implant now form the deep body regions, and metal is then deposited and patterned.

[0018] Either the embodiment of the present invention or the examples described provide an extremely planar power device structure which can be fabricated by a very simple process sequence.

[0019] The disclosed inventions will be described with reference to the accompanying drawings, which show important sample embodiments of the invention and which are incorporated in the specification hereof by reference, wherein:

Figures 1A-1I show process steps in a sample innovative embodiment, and Figure 2 shows a plan view of a sample transistor structure according to this embodiment.

Figures 3A-3E show process steps in a second example not according to the present invention, and Figure 4 shows a plan view of a sample transistor structure according to this example,

[0020] The numerous innovative teachings of the present application will be described with particular reference to the presently preferred embodiment (by way of example, and not of limitation), in which:

[0021] Figures 1A-1I show a process steps in a sample innovative embodiment. In these Figures, the left side of the drawing shows structures used in the termination region, and the right side shows a cell in the array. (In the complete device, an array of many trench devices is used to provide a large current-carrying capacity.)

[0022] This sample embodiment starts with an N-on-N+ epitaxial structure, having an N- epitaxial layer 101, doped to e.g. 0.2-5  $\Omega$ -cm, and having a thickness in the range of e.g. 2-10  $\mu$ m, on an N+ substrate 100.

[0023] A thick field oxide 102 is grown overall (e.g. to 2000-14000 $\text{\AA}$ ), patterned, and etched. (Alternatively, the field oxide may be formed by a LOCOS process, or may even be deposited.)

[0024] A p-type implant is then performed, e.g. with a dose in the range of 1E13-5E14  $\text{cm}^{-2}$  (i.e.  $10^{13}$ - $5 \times 10^{14}$   $\text{cm}^{-2}$ ), and with an energy selected to produce a junction depth  $x_j$  in the range of e.g. 0.6-2.5 $\mu$ m (after the high-temperature steps are completed). (Alternatively, the p-implant may be performed before the field oxidation process, but this may provide worse breakdown characteristics at the periphery.) This implant forms the shallow p- surface region 104 in Figure 1A, which will later be used to form the transistor channel regions.

[0025] A pad oxide 106 is then grown on silicon, e.g. to 500 $\text{\AA}$  thickness, and a silicon nitride layer 108 is then formed, e.g. by CVD to 500 $\text{\AA}$ .

[0026] A photoresist layer 112 is then applied and patterned, and nitride 108, pad oxide 106, and silicon are etched accordingly. The silicon etch is preferably fairly isotropic, to give a substantial undercut under the oxide/nitride islands. This can be done e.g. with a wet etch in a hydrofluoric/nitric/acetic acid mixture, or with a gas etch under low vacuum or near-atmospheric pressures, e.g. a plasma-assisted chloroetch. This produces silicon mesas under the remaining oxide/nitride islands.

[0027] A second p-type implant is then performed, e.g. with a dose in the range of 1E14-1E16  $\text{cm}^{-2}$ , and with a relatively moderate energy selected to produce an eventual junction depth  $x_j$  (after all high-temperature steps) in the range of e.g. 0.8-3.0  $\mu$ m. This implant produces the deeper p-type regions 114.

[0028] The foregoing steps have produced the intermediate structure shown in Figure 1A.

[0029] The remaining resist is now removed, and an

oxidation step is then performed, to grow e.g. 1000-6000Å of silicon dioxide **116** over the p-type regions **114**.

[0030] The foregoing steps have produced the intermediate structure shown in **Figure 1B**.

[0031] The nitride **108** and pad oxide **106** are now stripped, e.g. by use of phosphoric acid followed by a very brief dip (e.g. 10 seconds) in weak buffered HF solution.

[0032] A trench etch is now performed, to cut through the tops of the mesas and form trenches **118** in silicon, e.g. to a depth of 1-6 µm. (The trench depth is selected in accordance with the desired operating voltage; at lower operating voltages lower trench depths can be used to minimize on-resistance.)

[0033] The trench etch can be performed with any one of a variety of chlorine-based plasma trench-etching recipes. Some examples of recipes for trench etching may be found in the following articles, Oehrlein, "Applications of RF plasmas to etching processes in advanced semiconductor technology," in *Applications of Radio-Frequency Power Plasmas - Seventh Topical Conference*, 159 AIP CONFERENCE PROC. 442 (1987); Chieh *et al.*, "Chemically assisted ion beam etching for silicon-based microfabrication," 141 J. ELECTROCHEM. SOC. 1585 (1994); Yunkin *et al.*, "Highly anisotropic selective reactive ion etching of deep trenches in silicon," 23 MICROELECTRONIC ENGINEERING 373 (1994); Amirov *et al.*, "Trench etching in silicon in a halogen-containing plasma with increased pressure," 22 RUSSIAN MICROELECTRONICS 197 (1993); Frank and Chabert, "Dry etching of single-crystal silicon trench in hydrogen iodide containing plasmas I," 140 J. ELECTROCHEM. SOC. 490 (1993); Zhang *et al.*, "Reactive ion etching of SiGe alloys using CF<sub>2</sub>/Cl<sub>2</sub>," 71 J. APPLIED PHYSICS 1936 (1992); Wohl *et al.*, "Trench etching using a CBrF<sub>3</sub> plasma and its study by optical emission spectroscopy," 42 VACUUM 905 (1991); Syau *et al.*, "Reactive ion etching of silicon trenches using SF<sub>6</sub>/O<sub>2</sub> gas mixtures," 138 J. ELECTROCHEM. SOC. 3076 (1991); Engelhardt, "MCR: an ECR alternative," 14 SEMICONDUCTOR INTERNATIONAL no.8, pp.52, 54-5 (July 1991); Lee and Zhou, "Feature-size dependence of etch rate in reactive ion etching," 138 J. ELECTROCHEM. SOC. 2439 (1991); Cooper *et al.*, "Magnetically enhanced RIE etching of submicron silicon trenches," 1392 PROC. SPIE 253 (1991); Engelhardt, "Single crystal silicon trench etching for fabrication of highly integrated circuits," 1392 PROC. SPIE 210 (1991); Robb *et al.*, "Deep trench isolation for high voltage applications," in PROC. SIXTH INTERNATIONAL SYMPOSIUM ON SILICON MATERIALS SCIENCE AND TECHNOLOGY: SEMICONDUCTOR SILICON 1990 at 801; Francou *et al.*, "Trench process with HBr chemistry in RIPE," 13 MICROELECTRONIC ENGINEERING 425 (March 1991); Gluck and Hoppner, "Etching of silicon trenches in CF<sub>4</sub> plasma using photoresist/aluminium masks," 25 CRYSTAL RESEARCH AND TECHNOLO-

GY 277 (1990); Kassam *et al.*, "Characterization of BCl<sub>3</sub>-Cl<sub>2</sub> silicon trench etching," 137 J. ELECTROCHEM. SOC. 1613 (1990); Bestwick and Oehrlein, "Reactive ion etching of silicon using bromine containing plasmas," 8 J. VACUUM SCIENCE & TECHNOLOGY A 1696 (1990); and Crazzolara and Gellrich, "Profile control possibilities for a trench etch process based on chlorine chemistry," 137 J. ELECTROCHEM. SOC. 708 (1990).

[0034] For simplicity, the drawing shows trenches **118** as having square lower corners. However, this is not realistic; to avoid geometry-dependent electric field enhancement it is preferable to round the trench corners. This can be done as a natural result of various trench etches, or can be done by forming and stripping a sacrificial oxide from the trench surfaces.

[0035] The trenches **110** can be closely spaced; e.g. for a minimum patterned linewidth of 0.8µm the trenches can have a width of e.g. 0.8-1.6µm and a pitch of e.g. 1.6-6.4µm. This tight geometry provides advantages in current density.

[0036] In general, the spacing may be constrained, for a given operating voltage, by the requirement that the depletion regions from the body will spread to isolate the drain from the channel region at a voltage less than that at which the channel region reaches breakdown. This same requirement also implies a relation between the depth of the body regions and the depth of the trench: preferably the depth of the body regions is at least one-third that of the trenches.

[0037] Note that the trench etch is performed, in the presently preferred embodiment, without any further masking step. This provides a very economical process. However, in an alternative embodiment, a further masking step is used to ensure that the trench sidewalls fall within the flat part of the mesas, and not on the sloped sidewalls. This provides slightly better control of the channel length.

[0038] The foregoing steps have produced the intermediate structure shown in **Figure 1C**.

[0039] A gate oxidation step is then performed, to grow gate oxide **120** e.g. to a thickness of 200-2000Å, and polysilicon **122** is conformally deposited (and eventually doped), e.g. to a thickness of 3000-6000Å on flat surfaces (and preferably to a thickness which is sufficient to fill the trenches).

[0040] The foregoing steps have produced the intermediate structure shown in **Figure 1D**.

[0041] The deposited polysilicon **122** is now patterned and etched. The polysilicon etch is preferably a timed plasma etch, which is continued for long enough to remove polysilicon from exposed flat surfaces, but not for long enough to remove any large depth of polysilicon from exposed trenches. Alternatively, endpoint detection may be used to detect the time when the polysilicon first starts to clear, and the etch may be continued for a fixed time thereafter.

[0042] The foregoing steps have produced the inter-

mediate structure shown in Figure 1E.

[0043] A short steam oxidation step is now performed to grow additional oxide 124, to a thickness of e.g. 2000-5000Å atop the polysilicon. (Of course oxide thickness in other areas will be increased at this time.)

[0044] The foregoing steps have produced the intermediate structure shown in Figure 1F.

[0045] A global oxide etchback is now performed, to a depth sufficient to uncover (or nearly uncover) the silicon corners next to the trenches, with e.g. 1500-3000Å removed by plasma etching.

[0046] A further photoresist step is now used to expose and etch the oxide 124 over locations 126 where contact to polysilicon will be made.

[0047] A shallow heavy n-type implant is now performed to form source regions 128. In the presently preferred embodiment, this implant is performed with a dose of e.g.  $5E14-1E16 \text{ cm}^{-2}$  of As at an energy of 20-150 keV.

[0048] There is an interaction between the depth of this implant and the depth of the polysilicon etch: to avoid excessive gate underlap, preferably the polysilicon in the trenches is not eroded more than 100Å or so below the junction depth formed by the N+ implant.

[0049] The foregoing steps have produced the intermediate structure shown in Figure 1G.

[0050] A further global oxide etchback is now performed, to a depth sufficient to uncover the body regions 114, e.g. 1000-3000Å is removed by plasma etching. This does not remove the thicker oxide on the polysilicon.

[0051] The foregoing steps have produced the intermediate structure shown in Figure 1H.

[0052] A thin-film metallization 130 (e.g.  $\text{AlSi}_{0.2}\text{Cu}_{0.4}$ ) is now deposited (e.g. to a thickness in the range of 0.8-3.0 μm), patterned, and etched. The metal provides source and body connections in the area, and provides contacts to the polysilicon with a spacing which is selected to minimize the RC time constant of the gate.

[0053] A passivation layer 132 is now deposited (e.g. 2000-4000 Å of compressive plasma silicon nitride, along or over 1000Å of doped or undoped oxide).

[0054] The passivation layer is then patterned and etched to expose contact pad locations.

[0055] The foregoing steps have produced the finished structure shown in Figure 1I.

[0056] For clarity, the foregoing process summary omits various minor steps, such as cleanups and anneals, which are very well known to those of ordinary skill in the art.

[0057] Figure 2 shows a plan view of a sample transistor structure according to the present invention. The illustrated example uses an array of square cells, but of course hexagonal cells, triangular cells, stripes, or other packing geometries can be used. Note that the trenches 118 and polysilicon gate lines 122 form a continuous mesh, and the source, body and channel regions are located on isolated islands. Note that a stripe of p+ re-

gion 114' is used near the scribe line 200 for better array termination. Note also that gate metal 130A and polysilicon 122 overlap along a stripe contact 126.

[0058] Figures 3A-3E show process steps in a second example not according to the present invention, and Figure 4 shows a plan view of a sample transistor structure according to this example.

[0059] The second class of examples produces a very similar final structure, but uses a different process to obtain it. The resulting junction depths and dopant concentrations are generally the same as in the preceding figures unless otherwise specified.

[0060] The starting material again includes an N-type epitaxial layer 101 (e.g.  $0.8\Omega\text{-cm}$ ) on an N+ substrate 100. However, in this case the p-type body diffusion 104' (e.g. implanted at  $2E14 \text{ cm}^{-2}$  to a final junction depth of 1.5 μm) and the n+ source region 128' (e.g. implanted at  $2E15 \text{ cm}^{-2}$  to a final junction depth of 0.5 μm) are immediately formed as unpatterned regions.

[0061] These steps produce the intermediate structure of Figure 3A.

[0062] The LOCOS stack (nitried 108, e.g. 800Å thick, over grown pad oxide 106, e.g. 500Å thick) is now formed as described above. A trench pattern now defines a stack etch which cuts through the LOCOS stack and into the silicon, to produce trenches 118 (e.g. 1.8 μm deep and 1.0 μm wide).

[0063] These steps produce the intermediate structure of Figure 3B.

[0064] After the trench etch a gate oxide 120 is formed (e.g. to 1000Å) on the trench sidewalls, and polysilicon 122 is then conformally deposited (e.g. to 6000Å) and etched. The duration of the polysilicon etch is not long enough to clear it from the trenches, so (in addition to the patterned polysilicon lines 122' at the surface) a buried insulated mesh of polysilicon runs wherever the trenches run. An oxidation step forms thick oxide 124 (e.g. to 4000Å thickness) over the polysilicon 122.

[0065] These steps produce the intermediate structure of Figure 3C.

[0066] The next steps open polysilicon contacts 126, form deep body regions 114, and expose the source regions 128' for metallization. Optionally this can all be done by using a single patterning step: the resist is patterned to expose the desired locations of contacts 126 and deep body diffusions 114. A patterned nitride etch then removes the nitride 108 which is present over the deep body locations 114, and a short oxide etch then removes the pad oxide 106, but does not remove the much thicker oxide 124 which is present over the polysilicon contact locations 126. A silicon etch (e.g. to 0.8 μm depth) then cuts through the N+ layer 128', without eroding the oxide 124. A P+ implant is then performed; this is blocked by the remaining oxide 124 at poly contact locations 126, and by the photoresist everywhere else except at locations 114. An oxide etch then removes the remaining oxide 124 over contact locations 126. The resist is then stripped, and the LOCOS stack

is then stripped by global nitride and oxide etches, exposing the source regions 128'. Alternatively, of course separate masks can be used for the deep body and poly contacts if desired.

[0067] These steps produce the intermediate structure of Figure 3D.

[0068] Metal 130 is then deposited (e.g. to a thickness of 2.0  $\mu\text{m}$ ) and patterned. Note that no interlevel dielectric is required, since the thick grown oxide 124 fills this function.

[0069] These steps produce the intermediate structure of Figure 3E. Processing then concludes conventionally with protective overcoat deposition (e.g. 4000Å of PSG covered by 4000Å of plasma nitride), contact patterning, etc., as described above.

[0070] Figure 4 shows a plan view of a sample transistor structure according to this example. Note, however, that the termination structure is shown on the left in Figure 4, but on the right in Figures 3A-3E. Note also that Figure 4 uses a simpler termination structure than that shown in Figure 2; otherwise the layouts are generally similar, and common reference numbers are used to indicated similarities.

[0071] According to a disclosed class of examples, there is provided: A method for fabricating an array of insulated-gate field-effect transistors, comprising the steps of: providing substantially monocrystalline semiconductor material, including a first portion having a first conductivity type, a second portion which overlies said first portion and has a second conductivity type, and a third portion which overlies said second portion and has said first conductivity type; and forming oxidation-resistant material on said semiconductor material; etching both said oxidation-resistant material and said semiconductor material thereunder in a common pattern to form trenches in said semiconductor material; forming an insulating layer on sidewalls of said trenches; conformally depositing an oxidizable conductor overall, to a depth which fills said trenches, and etching back said oxidizable conductor to leave portions thereof in said trenches which are capacitively coupled to sidewall portions of said trenches; oxidizing said oxidizable conductor to form a thick insulating layer thereon; removing said oxidation-resistant material and substantially all of said third portion of semiconductor material from desired deep body locations, and introducing an additional concentration of dopants of said second conductivity type; and making contact to exposed portions of said third and second portions; whereby said third and second portions provide source and channel regions, respectively, of a field-effect transistor which is gated by said oxidizable conductor material within said trench.

[0072] According to another disclosed class of examples, there is provided: A method for fabricating an array of insulated-gate field-effect transistors, comprising the steps of: providing substantially monocrystalline semiconductor material, including a substrate portion having a first conductivity type and an overlying portion having

a second conductivity type; forming islands of oxidation-resistant material on said semiconductor material; etching said semiconductor material, where exposed by said islands, to remove said overlying portion thereof while also partially undercutting said islands to create mesas in said semiconductor material; implanting said semiconductor material where exposed by said islands, to create body regions of said second conductivity type in said substrate portion; removing said islands of oxidation-resistant material, and etching trenches into said semiconductor material in locations of said mesas; forming insulated gates which are capacitively coupled to sidewall portions of said trenches; forming source regions of a first conductivity type in remaining portions of said overlying portion adjacent to at least some ones of said trenches; and making contact to said source regions and body regions.

[0073] According to another disclosed class of examples, there is provided: A method for fabricating an array of insulated-gate field-effect transistors, comprising the steps of: providing substantially monocrystalline semiconductor material, including a substrate portion having a first conductivity type and an overlying portion having a second conductivity type; forming trenches in said semiconductor material, extending through said overlying portion thereof into said substrate portion; forming a thin film layer of an oxidizable conductor which extends into said trenches to provide capacitive coupling to sidewall portions of said trenches; oxidizing said oxidizable conductor to form a thick oxide thereon; removing oxide overall, to a depth which is not sufficient to remove all oxide from said oxidizable conductor; implanting dopants of a first conductivity type to form source regions in remaining portions of said overlying portion adjacent to at least some ones of said trenches; and making contact to said source and body regions.

[0074] According to another disclosed class of examples, there is provided: A method for fabricating an array of insulated-gate field-effect transistors, comprising the steps of: providing substantially monocrystalline semiconductor material, including a substrate portion having a first conductivity type and an overlying portion having a second conductivity type; forming islands of oxidation-resistant material on said semiconductor material; etching said semiconductor material, where exposed by said islands, to remove said overlying portion thereof while also partially undercutting said islands to create mesas in said semiconductor material; implanting said semiconductor material where exposed by said islands, to create body regions of said second conductivity type in said substrate portion; removing said islands of oxidation-resistant material, and etching trenches into said semiconductor material in locations of said mesas; forming insulated conductive gates which are capacitively coupled to sidewall portions of said trenches; forming a thin film layer of an oxidizable conductor which extends into said trenches to provide capacitive coupling to sidewall portions of said trenches; oxidizing said

oxidizable conductor to form a thick oxide thereon; removing oxide overall, to a depth which is not sufficient to remove all oxide from said oxidizable conductor; implanting dopants of a first conductivity type to form source regions in remaining portions of said overlying portion adjacent to at least some ones of said trenches; and making contact to said source regions and body regions.

[0075] According to another disclosed class of examples, there is provided: An integrated circuit, comprising: a network of trenches extending into monocrystalline semiconductor material from a first surface thereof; a first-conductivity-type source region in said semiconductor material at some locations of said first surface thereof adjacent to said trenches, and a second-conductivity-type channel region in said semiconductor material below said source region and an insulated conductive gate mesh inlaid into said network of trenches, and capacitively coupled to control conduction through said channel regions along sidewalls of said trenches; said first surface of said semiconductor material being depressed at locations away from said trenches.

[0076] As will be recognized by those skilled in the art, the innovative concepts described in the present application can be modified and varied over a tremendous range of applications, and accordingly the scope of patented subject matter is not limited by any of the specific exemplary teachings given.

[0077] For example, as will be obvious to those of ordinary skill in the art, a P-channel device can easily be fabricated by reversing the doping type of every region of the device.

[0078] For another example, the buried polysilicon mesh which forms the gate does not have to be pure doped polysilicon. This can be formed, for example, by a multilayer deposition sequence, in which a small amount of polysilicon is conformally deposited, metal (e. g. tungsten) is conformally deposited and etched to clear (leaving metal on the trench sidewalls), and polysilicon is then conformally deposited to produce the intermediate structure of Figure 1D.

[0079] For another example, the disclosed structure can also (alternatively and less preferably) be modified in various ways to produce a hybrid field-effect/bipolar device with reduced on-resistance. (However, many such structures entail an additional diode drop, and hence are not useful at the relatively low voltages where trench devices are most preferred.)

[0080] For another example, the disclosed structure can be combined with an additional p-type buried layer (and preferably an additional n-type buried layer above that) to form a switched emitter device, in which the FET device illustrated controls current to a buried-emitter bipolar device which provides high-voltage withstand capability.

[0081] For another example, although the disclosed structure and process are directed to fabrication of discrete transistors, it is possible to modify this process to

produce integrated devices. However, an integrated process would not be as simple and economical as the disclosed process.

## Claims

1. A method for fabricating an array of insulated-gate field-effect transistors, comprising the steps of:

(a) providing monocrystalline semiconductor material, including a substrate portion (101) having a first conductivity type and an overlying portion (104) having a second conductivity type;

(b) forming islands of oxidation-resistant material on said semiconductor material;

(c) etching said semiconductor material, where exposed by said islands, to remove said overlying portion thereof; said method characterized by the steps of;

during said etching step, also partially undercutting said islands to create mesas in said semiconductor material; and

(d) implanting said semiconductor material where exposed by said islands, to create body regions (114) of said second conductivity type in said substrate portion (101);

(e) removing said islands of oxidation-resistant material, and etching trenches (118) into said semiconductor material in locations of said mesas;

(f) forming insulated gates (122) which are capacitively coupled to sidewall portions of said trenches;

(g) forming source regions (128) of a first conductivity type in remaining portions of said overlying portion adjacent to at least some ones of said trenches; and

(h) making contact to said source regions and body regions.

2. A method according to claim 1 wherein said step of forming source regions (128) comprises the step of implanting dopant of a first conductivity type.

3. A method according to claim 1 or 2 further comprising the steps of:

(i) forming a thin film layer of an oxidisable conductor which extends into said trenches to provide the capacitive coupling to the side wall portions of said trenches;

(j) oxidising said oxidisable conductor to form a thick oxide thereon; and

(k) removing oxide overall without removing any large depth of said oxidisable conductor from said trenches.

4. A method according to any one of claims 1 to 3 wherein said body region extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type.

5

5. A method according to any one of the preceding claims wherein said oxidation-resistant material consists of a layer of silicon nitride over a layer of silicon dioxide.

10

6. A method according to any one of claims 3 or 4 and 5 when dependent on claim 3 wherein said oxidisable conductor is polysilicon.

7. A power transistor device comprising:

15

trenches (118) extending into monocrystalline semiconductor material (101,104) from a first surface thereof;

a first-conductivity-type source region (128) in said semiconductor material at some locations of said first surface thereof adjacent to said trenches, and a second-conductivity-type channel region (104) in said semiconductor material below said source region;

25

an insulated conductive gate inlaid into said trenches (118), and capacitively coupled to sidewall portions of said trenches to control conduction through said channel region; wherein

30

said first surface of said semiconductor material is depressed at locations (114) away from said trenches and

characterised in that an additional second-conductivity-type region extends into said semiconductor material below the level of said channel region (104) at said depressed locations.

35

#### Patentansprüche

40

1. Verfahren zum Herstellen einer Anordnung von Feldeffekttransistoren mit isoliertem Gate, mit den Schritten:

45

(a) Bereitstellen von monokristallinem Halbleitermaterial, welches einen Substratabschnitt (101) von einem ersten Leitfähigkeitstyp und einen darüberliegenden Abschnitt (104) von einem zweiten Leitfähigkeitstyp umfaßt;

50

(b) Bilden von Inseln von oxidationsresistentem Material auf dem Halbleitermaterial;

55

(c) Ätzen des Halbleitermaterials, wo es durch die Inseln freibleibt, um den darüberliegenden Abschnitt zu entfernen; das Verfahren gekenn-

zeichnet durch die Schritte:

während des Ätzens auch teilweise Unterschneiden der Inseln, um eine Mesabildung in dem Halbleitermaterial zu bewirken; und

(d) Implantieren des Halbleitermaterials, wo dieses durch die Inseln freibleibt, um Substratregionen (114) vom zweiten Leitfähigkeitstyp in dem Substratabschnitt (101) zu bilden;

(e) Entfernen der Inseln von oxidationsresistentem Material und Ätzen von Gräben (118) in das Halbleitermaterial an den Orten der Mesas;

(f) Bilden von isolierten Gates (122), welche kapazitiv mit den Seitenwandabschnitten der Gräben gekoppelt sind;

(g) Bilden von Sourcingeregionen (128) vom ersten Leitfähigkeitstyp in den übrigen Abschnitten des darüberliegenden Abschnittes angrenzend an wenigstens einen der Gräben; und

(h) Kontaktieren der Sourcingeregionen und der Substratregionen.

2. Verfahren nach Anspruch 1, bei welchem beim Bilden der Sourcingeregionen (128) ein Dotierungsstoff vom ersten Leitfähigkeitstyp implantiert wird.

3. Verfahren nach Anspruch 1 oder 2, welches ferner die Schritte umfaßt:

(i) Bilden einer Dünnschicht von einem oxidierbaren Leiter, welcher sich in die Gräben hinein erstreckt, um die kapazitive Kopplung zu den Seitenwandabschnitten der Gräben bereit zu stellen;

(j) Oxidieren des oxidierbaren Leiters, um darauf ein dickes Oxid zu bilden; und

(k) insgesamt Entfernen des Oxids, ohne merklich den oxidierbaren Leiter aus den Gräben zu entfernen.

4. Verfahren nach einem der Ansprüche 1 bis 3, bei welchem die Substratregion sich nach unten erstreckt, um eine Drainkontaktdiffusion, welche vom ersten Leitfähigkeitstyp hoch dotiert ist, zu kontaktieren.

5. Verfahren nach einem der vorstehenden Ansprüche, bei welchem das oxidationsresistente Material aus einer Schicht von Siliziumnitrid auf einer



Schicht von Siliziumdioxid besteht.

6. Verfahren nach einem der Ansprüche 3 oder 4 und 5, wenn abhängig von Anspruch 3, bei welchem der oxidierbare Leiter ein Polysilizium ist. 5

7. Leistungstransistor, mit:

Gräben (118), welche sich von einer ersten Oberfläche aus in monokristallines Halbleitermaterial (101, 104) erstrecken; 10

einer Sourceregion (128) von einem ersten Leitfähigkeitstyp im Halbleitermaterial an einigen Orten der ersten Oberfläche angrenzend an die Gräben, und einer Kanalregion (104) von einem zweiten Leitfähigkeitstyp im Halbleitermaterial unterhalb der Sourceregion; 15

einem isolierten leitenden Gate, welches in den Gräben (118) ausgebildet ist und mit Seitenwandabschnitten der Gräben kapazitiv gekoppelt ist, um die Leitung durch die Kanalregion zu steuern; wobei die erste Oberfläche des Halbleitermaterials in Bereichen (114) entfernt von den Gräben vertieft ist, **dadurch gekennzeichnet, daß** sich eine zusätzliche Region vom zweiten Leitfähigkeitstyp in das Halbleitermaterial unterhalb des Niveaus der Kanalregion (104) in den vertieften Bereichen erstreckt. 20 25 30

#### Revendications

1. Procédé de fabrication d'une matrice de transistors à effet de champ à grille isolée, comprenant les étapes suivantes : 35

(a) la réalisation d'une matière semiconductrice monocristalline, comprenant une partie formant substrat (101) ayant un premier type de conductivité et une partie de chevauchement (104) ayant un second type de conductivité ;  
(b) la formation d'îlots de matière résistant à l'oxydation sur ladite matière semiconductrice ;  
(c) l'attaque de ladite matière semiconductrice, là où elle n'est pas recouverte par lesdits îlots, pour enlever ladite partie de chevauchement de cette dernière ; ledit procédé étant **caractérisé par les étapes suivantes** : 40 45

pendant ladite étape d'attaque, également érosion partielle sous lesdits îlots pour créer des structures mésas dans ladite matière semiconductrice ; et 50

(d) l'implantation de ladite matière semiconductrice là où elle est exposée par lesdits îlots, pour 55

créer des zones de corps (114) dudit second type de conductivité dans ladite partie formant substrat (101) ;

(e) l'enlèvement desdits îlots de matière résistant à oxydation, et l'attaque de tranchées (118) dans ladite matière semiconductrice dans des emplacements desdites structures mésas ;  
(f) la formation de grilles isolées (122) qui sont couplées de manière capacitive à des parties formant parois latérales desdites tranchées. ;  
(g) la formation de zones de source (128) du premier type de conductivité dans les parties restantes de ladite partie de chevauchement adjacente à au moins certaines desdites tranchées ; et  
(h) l'établissement de contact entre lesdites zones de source et zones de corps. 16

2. Procédé selon la revendication 1, dans lequel ladite étape de formation de zones de source (128) comprend l'étape d'implantation d'impureté d'un premier type de conductivité.

3. Procédé selon la revendication 1 ou 2 comprenant de plus les étapes suivantes :

(i) la formation d'une couche de film mince d'un conducteur pouvant être oxydé qui s'étend dans lesdites tranchées pour réaliser le couplage capacitif avec les parties formant parois latérales desdites tranchées ;  
(j) l'oxydation dudit conducteur pouvant être oxydé pour former un oxyde secondaire sur ce dernier ; et  
(k) l'enlèvement d'oxyde partout sauf dudit conducteur pouvant être oxydé dans lesdites tranchées. 17

4. Procédé selon l'une quelconque des revendications 1 à 3, dans lequel ladite zone de corps s'étend vers le bas pour connexion à une zone de contact de drain qui est fortement dopée avec ledit premier type de conductivité.

5. Procédé selon l'une quelconque des revendications précédentes, dans lequel ladite matière résistant à l'oxydation consiste en une couche de nitrure de silicium sur une couche de dioxyde de silicium. 18

6. Procédé selon l'une quelconque des revendications 3 ou 4 et 5 lorsque dépendante de la revendication 3, dans lequel ledit conducteur pouvant être oxydé est du polysilicium.

7. Composant formant transistor de puissance comprenant :

des tranchées (118) s'étendant dans une ma-

tière semiconductrice monocristalline (101, 104) à partir d'une première surface de ces dernières ;

une zone de source du premier type de conductivité (128) dans ladite matière semiconductrice en certains emplacements de ladite première surface de cette dernière adjacente auxdites tranchées, et une zone de canal du second type de conductivité (104) dans ladite matière semiconductrice au-dessous de ladite zone de source ;

une grille conductrice isolée incrustée dans lesdites tranchées (118), et couplée de manière capacitive à des parties formant parois latérales desdites tranchées pour commander la conduction à travers ladite zone de canal ; dans lequel

1. ladite première surface de ladite matière semiconductrice est en creux à des emplacements (114) distants desdites tranchées et est caractérisée en ce qu'une zone supplémentaire du second type de conductivité s'étend dans ladite matière semiconductrice au-dessous du niveau de ladite zone de canal (104) auxdits emplacements en creux.

30

35

40

45

50

55




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 1E






FIG. 1F







FIG. 2






FIG. 3A




FIG. 3B




FIG. 3C






FIG. 3D





FIG. 3E

FIG. 4



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**